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ABSTRACT 
7 . i 
A photon-actuated electronic switch has been developed for multi- 
plexing low-level analog signals. The development was done by the 
Components Division of the International Business Machines Cor- 
poration under contract to the Jet Propulsion Laboratory. The device 
represents a significant advance in this type of solid-state switching in 
terms of miniaturization, speed, simplicity, and potential reliability. 
The switch consists of a gallium arsenide diode, as an infrared light 
source, and a double-emitter silicon transistor that detects the infrared 
photons and acts as the switch. Efficient coupling between the diode 
and the transistor has been achieved. Device development, theoretical 
considerations, problem areas, and test results are covered. 
The Report is a condensation of the final IBfvz report, supplemented 
by test results and more user-oriented. ;j y b , 
1. INTRODUCTION 
The multiplexing of low-level analog signals is an 
important function of many spacecraft telemetry or data- 
handling systems. This function was originally performed 
by electromechanical commutators, but these devices 
were susceptible to high vibration levels and mechanical 
wear and required periodic maintenance. The advent of 
transistors and solid-state switching brought considerable 
improvement in size, weight, speed, and switching power, 
as well as the elimination of vibration and maintenance 
problems. 
The standard solid-state method of multiplexing or 
switching low-level analog signals with minimum error is 
shown in Fig. 1. This circuit was published in 1955 and 
was subsequently patented by R. L. Bright of Westing- 
house Electric Corporation. The offset voltage between 
the input and output terminals is the difference between 
the junction potentials of the two transistors and is mini- 
mized by operating the transistors in an inverted configu- 
ration. The on resistance is the sum of the on resistances 
of the two transistors. The switch can handle bipolar 
signals. 
OUTPUT 
INPUT Ronl “I ‘72 Ron2 OUTPUT 
I’ I 0 
Fig. 1 .  Matched pair “chopper-multiplex switch” 
circuit 
Direct-current analysis of a solid-state multiplexer is 
given in the Appendix. It is shown that precision low- 
level voltage switching requires devices with the fol- 
lowing characteristics: 
1. Very high open impedance. 
2.  Very low closed impedance. 
3. Low offset voltage. 
1 
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4. Very high impedance between driving source and 
Other requirements may include high switching speed 
and the capabi!ity of handling signals of either polarity, 
as well as low size, weight, and power. 
signal path. 
A transformer-coupled, solid-state multiplex switch of 
conventional design (Fig. 2) satisfies these requirements 
reasonably well and has seen widespread use in recent 
years. However, the conventional solid-state switch will 
not be compatible in weight, size, or form factor with 
microe!ectronie data-handhg systems of the future. The 
noncompatibility will be particularly noticeable because 
many multiplex switches are required in a typical teleme- 
try system, the number generally exceeding 100. A micro- 
electronic multiplex switch is therefore desirable as a 
counterpart to semiconductor integrated and/or thin-film 
circuits in the next generation of spacecraft telemetry 
systems. 
The phenomenon of infrared emission from the junction 
of a forward-biased gallium arsenide diode suggested one 
method of achieving a truly microelectronic and 100% 
solid-state switch. The GaAs emission spectrum peaks in 
the wavelength region (9000.4) where silicon junction 
photon sensitivity is maximum. Therefore, the infrared 
emission could bc used to turn on a phototransistor 
switch. Such a device would be very small and extremely 
simple, and very possibly it would offer greater reliability 
than that presently obtainable in multiplex switches. But 
could practical coupling efficiencies be achieved? 
The Components Division of the International Business 
Machines Corporation (IBM) was awarded a contract' by 
the Jet Propulsion Laboratory (JPL) to determine whether 
practical photon-actuated multiplex switches could be 
made. The principal design and performance criteria for 
the switch are given in Table 1. The lumped parameters 
are identified in an equivalent circuit of the switch shown 
in Fig. 3. Conventional solid-state multiplex switch mod- 
ules in use at JPL at that time had a volume of 0.6 cubic 
inch. A goal of 100 times reduction in volume was estab- 
lished for this project. 
The final report by IBM on this task, Zntegrated Electronic Gating 
System for Multiplexing Applications, is available from the National 
Aeronautics and Space Administration, Scientific and Technical In- 
formation Facility, P.O. Box 5700, Bethesda, Maryland, 20014. The 
NASA document number is'N65-19926. 
2N995 
GATED OSCILLATOR I I RECTIFIER I DUAL SWITCH 
Fig. 2. Transformer-coupled multiplex switch 
R2 
I I 
1 
;; GaAs DIODE "I 
Fig. 3. Photon-actuated switch equivalent circuit 
Table 1 .  Objectives of switch design 
Parameter I Valuen 
Switch-closed dc resistance 
Switch-open dc resistance 
Switch isolation resistance 
Switch-closed contact potential 
Switch-open leakage current 
Source impedance 
toad impedance 
Input signal 
Voltage overload without switch 
damoge, open or closed 
damage, open or closed 
Current overload without switch 
Switch rise and fall time 
Total power to close switch 
ErrorBond (7) v ,  - V,,,,t 100 
VFSR Full-scale ronge voltage 
aFor a temperature range of -IO to +85 'C.  
- < 2 0 0  
2 l O O M 0  
2 l 0 0 M 0  
5 2 50 p v  
5 50 nanoamp 
20 0 to 10 k 0 
l O k n t o l M 0  
2 5 v  
2 f35v 
2 2 10 ma 
< 2 0 ~ s e c  
50 mw 
5 2 1 %  
I+5 mv to * 5 v 
2 
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II. PHOTON-ACTUATED 
The photon-actuated switch consists of four parts: a 
gallium arsenide diode, a double-emitter transistor, a cou- 
pling medium between the diode and transistor, and an 
enclosing package. The diode and transistor development 
was conducted by different research physicists working 
in close proximity and with good coordination. To give 
an indication of the scope of the effort, 41 GaAs wafers 
and 189 silicon wafers were processed. Most of these 
were done one at a time in the trial-and-error fashion. 
A. GaAs Diode Development 
The mechanism of infrared radiation from a forward- 
biased GaAs junction diode is not fully understood at this 
time. It is generally agreed, however, that the radiation 
is caused by the recombination of injected electrons and 
holes in the P side of the diode near the junction. The 
recombination releases energy in the form of phonons 
(heat) :,x! phntnns (light). The P side of the diode is not 
necessarily the one that radiates the most light, ho\:;eve~, 
since the absorption coefficient of P-type GaAs is m ~ c h  
higner &ail k i t  G! ?!-*?e G A S  at the desired doping 
levels. It was shown that the light output from the N side 
of a diode was twice that of the P side, even though the 
N side is three times thicker than the P side. 
- - .  
The GaAs diode design was based on the results of 
many experiments correlating efficiency with diode struc- 
ture, size, starting materials, types of dopant, and doping 
levels. Diffused planar and mesa diodes were made in 
sizes varying from 5 by 5 to 40 by 40 mils. With equal 
junction depths, the planar diode had about the same 
light output from either surface as the mesa diode did 
from its N side. The planar diode is harder to make, how- 
ever, owing to the fact that Si0 is not a good mask for 
zinc, the preferred diffusant, at high temperatures. 
The light output is inversely proportional to diode size 
for a given current level and is therefore directly pro- 
portional to current density. For this reason, 5- by 5-mil 
mesa diodes were used in the switches. The diode 
configuration is shown in Fig. 4. 
A theoretical analysis of the relative efficiencies of a 
dome-shaped diode and a diode with a flat surface was 
performed. The dome shape focuses the light, a condition 
that should result in higher efficiency at the silicon detec- 
tor. The analysis revealed that a flat diode with a glass 
or epoxy coupling medium is better than the dome-shaped 
diode with air coupling. 
SWITCH DEVELOPMENT 
EVAPORATED CONTAC S OHMIC g5 
I 
.AIJ 
WIRE 
HEADER POST i- 1.5 BONDED TO T O - I 8  H E A D E R  
DIMENSIONS IN MILS 
Fig. 4. Diode assembly 
Gallium arsenide has an index of refraction of 3.6. The 
critical angle of reflection at the GaAs-air interface is 
abofit 15 z - : r  .,b. Tk- :;1., ___.. i i - , :~r~cl reflcctinn losses can be re- 
duced Ly i n t rdzdng  a light-coupling medium with ail 
index of refraction greater than that of air. The light out- 
put was increased by a factor vl' 2 i v k z  :: e p x y  medium 
with a refraction index of 1.5 was used. Other coupling 
materials, including selenium, were considered. Selenium 
has an index refraction of 2.9 in the amorphous state. The 
factor-of-2 improvement over epoxy was experimentally 
demonstrated, but amorphous selenium proved to be un- 
stable and hence was unsuitable for the switch. In the 
cases where selenium was used on the diode, the light 
output fell off drastically during prolonged testing. A 
high-temperature epoxy, which gave a 1.8 improvement 
over uncoated diodes, was finally chosen. External effi- 
ciencies of about 1.4% were achieved for the diode with 
this epoxy coating. 
6. Double-Emitter Transistor Development 
The double-emitter transistor (DET) is a logical exten- 
sion of the Bright configuration in integrated semicon- 
ductor technology. It affords the advantages of better 
matching of individual offset voltages, negligible thermal 
differences, fewer connections, and more compactness. 
When photon actuation is considered, the DET offers 
the optimum configuration for detection. 
The operation of the DET under photon drive is ex- 
plained as follows. Assume the signal polarity shown in 
Fig. 5. For the opposite polarity, the junction roles are 
3 
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I 
I 
\ I 
N I I N  
I S  1 4 4 4  
, d l  L
P I  
I 
JI N I  z k J 2  
I 
I 
TI I T 2  
Fig. 5. Mode of operation of double-emitter 
transistor 
reversed. When no light is falling on the DET, junction 1 
(JI) is reverse-biased, while J2 and J3 are nearly neutral 
(slightly forward-biased by the leakage current through 
Jl). The current that flows through the DET is limited 
to the leakage current in J1. 
when the DET is flooded with photons, electron-hole 
pairs are generated throughout the structure. Diffusion 
and drift mechanisms cause an accumulation of majority 
carriers (holes) in the base region, making it positive, and 
causing J7 to inject. When these injected carriers reach 53, 
it saturates, becomes forward-biased, and injects through- 
out. The carriers (electrons) injected by J3 that are within 
a difiusion length of J1 are collected by J1 and constitute 
the current flowing in the switch. It can be seen that, for 
efficient operation, all junctions should be good emitters. 
The photon-actuated switch, shown in Fig. 6, is turned 
on by an effective base current generated through the 
absorption of photons in the bulk of the silicon detector. 
This arrangement dictates a certain geometry for the 
DET. To ensure that J1 and J2 are good emitters, they 
should be as large as possible. They should also be of 
equal arc'a for electrical symmetry. Therefore the opti- 
mum size for each would be one-half the area of J3. A 
circular geometry with closely spaced, D-shaped emitters 
was chosen for the DET. 
SILICON DETECTOR 
TRANSISTOR 
EPOXY 
COUPLING 
MEDIUM 1 
-TO - 18 HEADER 
-GLASS SEALS 
E l  D- D+ E 2  
Fig. 6. Structure of photon-actuated switch 
Switch parameters having the greatest effect on the 
DET are the breakdown voltage from emitter to emitter 
( BVEE), the on resistance from emitter to emitter R,,, and 
the voltage from emitter to emitter when no current is 
flowing (Vo,,). These parameters' are defined as follows: 
1. 
where 
p r =  the reverse common-emitter current trans- 
fer ratio 
n= a surface-dependent factor 
BV,b = the avalanche breakdown voltage of the 
emitter junction-an inverse function of 
the base doping level. 
2. 
where 
I b  = the effective base current, a function of 
the area exposed to photons 
Ri =the intrinsic resistance, typically < 5 R 
S = ( k T ) / q ,  a constant for a given temperature. 
Increasing the area of the device in order to de- 
crease R,,,, is not desirable, since speed is an inverse func- 
tion of area. Therefore,, increasing p,  is the prim(, factor 
in  lowering R,,,,. A trade-off is necessary, however, since 
increasing p, \\wild decrc,asc HV,:,:. This was the main 
compromise that had to be made in  the DET develop- 
ment. 
" 
d. 
assuming I,,, (effective) = I,,:! (effective). The param- 
eter p,  is the forward common-emitter current trans- 
fer ratio. 
'Subscripts indicating :in emitter or diode are in capital letters for 
direct current ( E , U , )  and lower case for pr~lscd current ( e , d ) .  
L 
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From Eq. (3) ,  V,,? - 0, if fi,l = ,Si2. Small differ- 
ences in p, will not greatly increase V ,  unless p ,  is 
small. Experimental results gave higher values of 
V,, than were indicated by Eq. (3). This indicates 
nonequal effective base currents, resulting most likely 
from unequal illumination. 
During the DET development, five types of devices 
were investigated. They are shown in cross section in 
Fig. 7. Type 1A is a mesa structure, and the others are 
planar. When a particular type was found to have inher- 
ent limitations far short of the design goals, it was aban- 
doned and another type was started. The following is a 
very brief summary of the progress and findings of the 
investigations. 
1. Type 1A. Single epitaxial, single-diffused NPN mesa. 
This was the starting point in the DET development. 
The type 1A had low breakdown voltages (BV,,) 
and low inverse beta ( p r ) .  Inversion of the P-type 
base surface was a severe problem. 
2. Type 1B. Single epitaxial, double-diffused NPN 
p!acx. The ~ : ~ ! 1 . 1 ~  for reverse beta was greatly im- 
( b )  TYPE IB  
NPN (DOUBLE-DIFFUSED) DE1 F$ EPITAXIAL LAYER 
SUBSTRATE N t  
(c )  TYPE 2 
NPN (SINGLE-DIFFUSED, SINGLE EPITAXIAL) DET 
EPITAXIAL LAYER 
N+ 
SUBSTRATE 
(d )  TYPE 3 
NPN (SINGLE-DIFFUSED. DOUBLE EPITAXIAL) DET 
EPITAXIAL LAYER 
SUBSTRATE 
N+ 
( e )  TYPE 4 
PNP (SINGLE-DIFFUSED. SINGLE EPITAXIAL) DET 
-- 
I '+ % SUBSTRATE 
Fig. 7. Cross section of double-emitter transistor 
structures 
proved, but BV,, remained low. There appeared to 
be a practical upper limit on BVEE of about 15 v. 
Type 2 .  Single epitaxial, single-diffused NPN planar. 
A usable range of p,. was achieved. A guard ring 
of P +  on the surface of the base was used to break 
the inversion problem. The BVEE was increased to 
about 20 v. Variation in quality of starting material 
was thought to be causing considerable spread in 
final parameters. 
Type 3. Double epitaxial, single-diffused NPN 
planar. An attempt to improve uniformity of param- 
eters over type 2 by using epitaxial starting material 
was not successful. The uniformity was about the 
same. Values for BV,, and p r  were similar to those 
for type 2. 
Type 4. Single epitaxial, single-diffused PNP planar. 
Surface inversion was a problem in the 1A and 1B 
NPN devices. A similar PNP type was tried because 
it would be less susceptible to inversion. This type 
yielded low but uniform pr. The BV,, value was 
:---.-.-.=rcr: lI11LJl"" bL. e;.. C" cr .g \,, ___. .~ ,Attexpt: t" increase R r  to 
a uselid va!x brz::gE.t nnly limited improvement. 
On resistance was greater than 100 ohms. 
Type 2 and type 3 double-emitter transistors came the 
closest to meeting the JPL requirements, and the work 
was concentrated on them during the latter part of the 
project. 
An investigation was made of the effect of DET size 
on the critical parameters. From theory, increasing the 
DET size should decrease E,,,,, decrease BVcR, increase 
transfer efficiency, and decrease speed. These factors 
were all verified experimentally. The trade-off between 
R,,,, and BV,, again appears, this time as the predominant 
factor affecting size. The DET size finally chosen was 
25 by 25 mils, with a collector area of about 400 square 
mils. 
C. lnfegrafed Switch 
The switch was assembled as shown in Fig. 6. Scribe 
lines on the TO-18 header, Fig. 8, provided alignment 
points for the diode and the DET. Although the TO-18 
package was an expedient choice for the purpose of the 
development project, it is not the optimum package by 
any means. A modified flat package could be used that 
would be compatible with integrated-circuit flat packs. 
5 
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SCRIBE LINES 
- S i  DET 
Fig. 8. Alignment lines 
Efforts toward improving the photon coupling between 
source and detector included the investigation of mate- 
rials with a high index of refraction, previously men- 
tioned, and a unique focusing scheme. A considerable 
portion of the light emitted by the GaAs source appears 
at the edge of the chip in the plane of the diode junction. 
This light is wasted in the conventional assembly. An 
attempt was made to recover and make use of this light 
by placing the diode in a parabolic-shaped cavity and 
suspending the detector over the cavity. In a test made 
with a silicon solar cell detector 1.12 in. from the diode, 
the parabolic focusing gave a factor-of-8 improvement 
in detectable light over the flat-mounted source at  an 
equal distance. However, when epoxy was added to the 
diode, the improvement factor decreased to about 4: 1. 
In this experiment the detector was not coupled directly 
to the epoxy as in a photon-actuated switch. 
( 0 )  (b)  ( C )  - 30 mi Is  ,- 5 mils, / 
Res= 509 Re,,= I99 Res= 109 
Fig. 9.  Focusing experiment on photon-actuated switch 
Complete switches were then fabricated in the three 
configurations shown in Fig. 9. The double-emitter tran- 
sistors had matched gains. The on resistances were (a) 50 
ohxs, (b) 19 ohiiis, and (c) 10 ohms. ‘The high R,,, value 
of (a) is due to the 30-mil spacing as well as the effects 
of the epoxy. The fact that the Ron value of (b) was 
higher than that of (c) is in disagreement with the results 
obtained in the solar cell experiment. This inconsistency 
was not investigated further, owing to project schedule 
limitations. It was tentatively concluded that parabolic 
focusing did not offer a significant advantage. 
The coupling efficiency of the switch is of great interest 
and could be considered a figure of merit. Efficiency is 
defined as the photon-generated base current divided by 
the diode current, or 
The photon-generated current was determined by fabri- 
cating alternate r0v.s of double-emitter transistors on a 
wafer, one ro\v having provision for electrical base drive 
and the next row for photon drive. The efficiency was 
determined by using R,,,, as a normalizing parameter. A 
few complete switches were made with provision for 
electrical as well as photon drive, to verify the procedure. 
Figure 10 is a plot of I,, vs I,, for the different types of 
Fig. 10. Effective base current I b  VI diode current I n  
for photon-actuated switches 
6 
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Diode 
current 
10, 
ma 
20 
40 
60 
00 
100 
150 
106 
- 
switches. Efficiencies in Table 2 were calculated from 
Fig. 10. The efficiency varies with diode current and 
peaks within the range of the graph at 80 ma for types 1 
and 4, and at 150 ma for types 2 and 3. The efficiency 
also increases with DET size, because the detector is 
able to receive more photons, but not linearly. Figure 11 
shows that little increase can be expected with DET 
sizes larger than 25 by 25 mils, with a 5- by-5 mil diode. 
Efficiency, % 
Types 2 and 3 Types 1 and 4 
0.09 0.0325 
0.1 75 0.041 
0.25 0.048 
0.29 0.0525 
0.39 0.050 
0.47 
2,425 
I00 IO‘ I02 
DIODE CURRENT ID, ma 
Fig. 11. Transfer efficiency vs size of double-emitter 
transistor (type 2) 
111. TEST RESULTS 
Device characterization was a necessary part of the 
photon-actuated switch development, and a great quan- 
tity of data was taken on the many trial runs. The data 
served to evaluate the success or failure of the run and 
were generally relegated to the experimenter’s notebook. 
Toward the end of the development period, two DET 
runs, 168 (type 2) and 173 (type 3), yielded outstanding 
results. These double-emitter transistors were the peak 
achievement of the project and were used to assemble 
the light-actuated switches required for delivery to JPL. 
Attempts to duplicate these runs during the final months 
were unsuccessful, owing to processing problems and 
difficulty in obtaining good epitaxial starting material. 
Fifty-one photon-actuated switches were assembled 
from run 168, and 53 from run 173. The two groups were 
not tested for all parameters,however, owing to time and 
manpower limitations. The most thorough testing was 
done on the run 173 devices, from which 20 were selected 
for delivery to JPL. This Laboratory also received 10 from 
run 168 that had received considerable testing. 
The test procedures are given in Table 3 and in the 
associated figures (Figs. 12-18). Pulsed current measure- 
ments were substituted for dc measurements whenever 
possible, to avoid damage from overheating. Parameters 
investigated are discussed below. 
Fig. 12. Setup for tests l A ,  1, and 8 (Ron,  VD,  
and error band) 
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Table 3. Test procedures 
C - .  
'\ ,A. 0 . a  
1- - E 
Test 
TEKTRONIX 575 CURVE 
TRACER 
LIMITING R = I00 kR 
1A 
1 B  
2 
3 
4 
5 
6 
7 
8 
9 
10 
~ 
Parameter 
RI or P x ,  
(dc) 
RI or Ron 
(pulsed) 
VD 
WEE 
Vo I 
I E E O  
and R Z  
Rs 
' d l  1, 
' 8 ,  'f 
Error 
bond 
C,, 
C d e  
Conditions 
:D = 20, 30, 40, 50, 60 ma. 
Temp. = -10°C. +25OC, $85'C. 
I r  (pulsed at 0.25 to 1 kc) = 50 to 100 mo; pulse 
width = 0.05 to 0.2 msec. V ,  10 v (p-p) sine 
wave ot 1 kc. Temp. = 25°C. 
I D  = 20, 30, 40, 50, 60 ma. 
Temp. 1 - l o o t ,  f 2 5 ' C ,  +85'C. 
In  0, IEEG = 0.1 ma. 
Temp. = -lO'C, f 2 5 ' C ,  f 8 5 ' C .  
ID = 20 to 60 mo. 
Temp. = -lO"C, $25OC, +85'C. 
V, = k 5  V. RL = IO k 0 
I D  0, v, k 5  V. 
Temp. = $25"C, +8!ioC. 
I D  = 0, vi = k 3 5  V. 
Temp. +25"C, +85"C. 
I d  (pulsed ot 10 kpps) = 40,50, 60,75, 100 mo. 
V, = &5 v. RL 10 k 0, Temp. = -lO'C, 
f 2 5 ' C .  +85'C. 
I D  = 20, 40, 60, 75, 100 mo. 
V, = 2 0 . 1  mv to 2 5  v. 
Temp. = -lO"C, f 2 5 ' C .  +85"C. 
IO = 0, temp. = $25"C, freq. = 1 kc. 
Rr,  = 10 k Q. 
ID = 0, temp. = $25"C, freq. = 1 kc. 
PULSE 
GENERATOR 
Fig. 13. Setup for test 1B (R,,,, pulsed) 
A. Switch-Closed Resisfance R, or Ron 
Test 1A gives the static, dc, on impedance of the 
switch . D ti r i n g testing of the first photon - a c t u a t e d 
switches, it was found that constant diode currents of 
100 ma destroyed some units. Analysis revealed broken 
Procedures 
(Fig. 12) Measure V o  of V i  
Ron = V, X 2OOO. Record Ron at V i  = $5 and -5 v. 
+5 and -5 v. 
(Fig. 13) Measure V, peak to peak. Ron = VO x 1000. 
Record Ron. 
(Fig. 12) Meosure VU and record. 
(Fig. 14) Measure and record BYES in  both directions. 
(Fig. 15) Measure and record Vo,. Care must be token to 
avoid erroneous readings due to pickup and 
thermocouple effects. 
(Fig. 16) Measure and record Imm at V i  = 4-5 and 
-5  V. R z  = 5 / l E E O .  Record Rz. 
(Fig. 17) Measure current, R? = 5/1 .  Record Rs. 
(Fig. 18) Measure and record response times. Check for 
different readings at V i  = f 5  and -5  v. 
(Fig. 12) Measure and record error voltage V. at many 
values of VI. 
Measure capacitonce between emitters on a precision 
bridge. 
Meosure copocitonce between diode terminals and 
emitters on a precision bridge. 
wires to the DET that were caused by cracks in the 
epoxy, It was concluded that the cracks were caused by 
excessive heat in the diode. To prevent further failures, 
the diode current was limited to 60 ma dc. When higher 
current tests were necessary, the current was pulsed as 
in test 1B. 
When current is applied to the diode, R,,, reacts as 
shown in Fig. 19. The resistance increase from the initial 
8 
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P 
POWER 
SUPPLY 
IOOR 
KEITHLEY 
VOLTMETER 
VARIABLE - -f 
POWER 
CURRENT METER 
Fig. 15. Setup for test 4 (V0J 
KEITHLEY 
1 NANOAMP 
METER 
DIGITAL 
VOLTMETER 
- - 
POWER f 5 v  
SUPPLY TEKTRONIX - 
1 " - - 
KEITHLEY 
NANOAMP 
POWER 
SUPPLY METER 
f 5 v  
6 
Fig. 16. Setup for test 5 ( I E E O  and R,fJ  
Fig. 17. Setup for test 6 (isolation resistance) 
INPUT 4 - 
OUTPUT MJ\L 
10% 90% 90% 10% 
Fig. 18. Setup and measurement points for 
test 7 (switching times) 
c: 
" 
c 
k0 
TIME, msec 
Fig. 19. Typical on resistance vs time 
low value is due to diminishing light output from the 
diode, a condition that is caused by heating in the diode. 
The resistance levels off as the diode temperature sta- 
bilizes at some value higher than ambient. If the diode 
7,~:ere prevented from heating by reducing the current 
density or providing a beiter heat >~::k rh.+r! ihe TC! 18 
header, the dc (steady state) vi& resistance wr?i.ild ap- 
p u d i  t k  icstSntsnmus (pulsed) resistance value. The 
pulsed R,,,, data in Fig. 20 are therefore representative uf 
IO'  I I U 
I- I 
o TYPE I B  
A T Y P E 4  
0 TYPES 2 A N D 3  
I 
PULSE DURATION = 0.05 msec 
1001 I I I l l  I I I l l  I 
IOo 2 4 6 10' 2 4 6 lo2 2 4 6 IO3 
DIODE CURRENT 4, ma 
Fig. 20. Plot of R , ,  vs diode current (pulsed), 
typical for double-emitter transistors of 
types 1, 2,3, and 4 
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the dc on resistance that could be achieved with better 
packaging. 
This is due to the compensating effect of the increase of 
the DET beta value with temperature. 
Figures 21 and 22 are Ron (pulsed) vs I d  curves from 
IBM showing distribution of Ron and variation with tem- 
perature, respectively. The distribution curves represent 
about 80 switches with type 2 and type 3 double-emitter 
transistors. The temperature curves are typical. The slope 
of the type 3 (run 173) curves is less than would be ex- 
pected from the GaAs diode negative temperature coeffi- 
cient for efficiency of about 0.05% per degree centigrade. 
Table 4 summarizes the Ron evaluation of the 20 
switches assembled from run 173 double-emitter tran- 
sistors and delivered to JPL. The number of switches that 
met the JPL specification requirement of 20 ohms or 
less at 50-mw drive ( I u  = 40 ma) are shown in the first 
three data columns. Since all of the switches failed to 
meet the specification, they were evaluated against a 
relaxed requirement of 30 ohms at 75-mw drive (1- = 60 
ma). The resuits are shown in the second part of the table. 
1 0 3  
IO* 
0 
E .. 
c 
ao 
IO' 
IOC 
Table 4. Evaluation of 20 photon-actuated switches 
from run 173 for Ron 
I Number of switches meeting specification I 
Source 
of data 
Vith Ron 5 30 fl at 60 ma 
-10°C +25OC 
20 
9 
10 
8 
10 
5 
-10°C 
7 IBM ac 
JPL photo 
JPL dc 
JPL dc 
JPL ac 
JPL ac 
after 
1000 hr 
- - 
0 0 
0 - 
RUN 173, TYPE 3 
RUN 168, TYPE 2 
- - - - - -  
Table 5. Increase in Ron, 4-25 to + 8 5 O  C 
IO0 IO' IO2 IO' 
1 0 ,  ma 
Fig. 21. Spread of Ron vs Id 
Switch 
No. 
Increase, % 
+25"C +850C 
17 
19 
21 
14 
16 
23 
16 
21 
28 
19 
20 
14 
15 
27 
16 
17 
14 
20 
24 
16 
22 
40 
57 
20 
24 
36 
22 
26 
42 
30 
26 
19 
55 
40 
2 2  
20 
15 
23 
39  
16 
29 
110 
170 
43 
50 
57 
38 
24 
50 
58 
30 
36 
2 67 
48 
38 
18 
7 
15 
62 
0 
7 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
24 
32 
33 
36 
38 
39 
40 
70 
60 
50 
40 ct 
C 
a? 30 
20 
10 
0 
-10 0 10 20 30 40 50 60 7 0  80 90 
TEMPERATURE , 'C 
Fig. 22. Variation of Ron vs temperature 
= 60 ma. Pulro duration = 0.05 mr. OFrom initial pulsed current data at 1 
1 0  
~ ~~~~ 
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The gradual increase in Ron from test to test is a more 
severe problem than the fact that the switches failed to 
meet the specification. From careful evaluation of the 
initial test data, summarized in the boxhead of Table 4, 
it appears that some of the switches suffered deteriora- 
tion during the high-temperature test. The Ron increase, 
shown in Table 5, varied from 0% to 267%. (No final 
data were taken at +E"C to determine how much of 
this increase was permanent.) The next data were taken 
on a Tektronix Transistor Curve Tracer. These photo- 
graphic data, representing a pulsed current test of only 
moderate accuracy, revealed only nine switches with Ron 
values of 30 ohms or less. From this it is concluded that 
at least 10 switches had suffered permanent degradation. 
Two more switches exceeded 30 ohms during the first 
dc temperature test at 60 ma. At this point, six of the 
poorest switches were replaced with other units. Subse- 
quent pulsed current life-testing of the original switches 
caused further degradation, as noted in Table 4. Figure 
23 is a graph of Ron vs time for several of these switches. 
The curves are typical of the different types of perform- 
a ~ ~ c  +.-=-.=J ""Vi % '-.-< !; is apzsrent _ L  from the different slopes 
that iiifire than m e  mode of degradation occurred. 
^. 
hix Swiidi2.3 z ,s ,sd?!~r l  with double-emitter transistors 
from run 168 (type 2) were delivered to JPL three months 
before the end of the development activity. During dc 
Ron testing, three were destroyed by the thermal effect 
mentioned previously. Four more were received in Janu- 
ary 1965. Five of these units were put on the pulsed 
current life test. The results in Fig. 24 show only slight 
degradation. Units 8 and 10 had been through a 1000-hr) 
+85"C temperature test at IBM before delivery to JPL. 
Units 11, 12, and 19 are from the group of six received 
140 
I20 
100 
c 80 
eo 
c 
60 
40 
20 
0 
0 200 400 600 800 1000 1200 1400 1600 1800 
TIME, hr 
Fig. 23. Typical performance of photon-actuated switch 
I I O  
1,j = 60 ma. PULSED 
ON TIME = 0.2 msec 
RATE = 25Ocps 
70 
eo 50 
0. 
30 
I O  
TIME, hr 
Fig. 24. Pulsed current life test of double-emitter 
transistor, type 2 
originally. Unit 19 held fairly constant even though the 
data are somewhat erratic; this condition appeared at the 
time the other three units were damaged. 
Two switches from run 168 and two from run 173 were 
placed on a 50-ma, dc life test. The result is shown in 
Fig. 25. Units 168-6 and -7 had experienced a previous 
lOOO-hr, +85"C temperature-life test. Unit 6 went 
through another lo00 hours at +25"C. Taking this ac- 
ci;mdztG! time into account makes the units from run 
168 look more stabie than those from rzn 173. 
0 200 400 600 800 1000 1200 1400 1600 1800 
TIME, hr 
Fig. 25. Direct current life test of double-emitter 
transistor, types 2 and 3 
B. Switch-Open dc Resistunce R, 
The parameter RP, which represents the isolation be- 
tween the switch contacts (emitter to emitter) in the 08 
state, is determined by measuring leakage current ZEEo 
as shown in Table 3. The specification calls for 100 meg- 
ohms or more at +85"C. Three of the 20 switches from 
run 173 failed to meet the requirement, but all 20 switches 
I 1  
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were greater than 5000 megohms at  +25"C, equivalent 
to a leakage current of less than 1 nanoamp. 
I 
All of the six original switches from run 168 failed to 
meet the R, requirement at +85"C. The value for one 
unit was only 57 megohms at +25"C and dropped to 
640 kilohms at +85"C. 
0. 
C. Isolation Resistance R,  
This parameter is a measure of the isolation between 
the diode and the DET. Since the epoxy coupling medium 
is the only path fsr conduction, the specification mini- 
mum of 100 megohms was exceeded by quite a margin. 
Measurements taken at 35 v and -1k85"C show all of the 
20 units at values greater than 1 X 10" ohms. 
PARENTHESES DENOTE 
MULTIPLE POINTS 
I I 
D. Switch-Closed Contuct Potential fOffset 
Voltage) V,,< 
Offset voltage is an indication of (1) asymmetry be- 
tween the halves of the DET, (2) unequal beta values, 
or (3) unequal illumination. It induces an error that 
reaches significant proportions when the switch is han- 
dling signals in the low-millivolt range. The specification 
calls for 50 pv or less over the full temperature range. 
Difficulty was encountered in measuring offset voltage 
because of thermocouple effects and the high impedances 
involved. The data, however, are accurate to approxi- 
mately 200%. 
35 
10 
The distribution of offset voltage in percentages is 
given in Table 6 for the 20 switches from run 173. Offset 
voltage varies with drive and temperature. The data in 
Table 6 were taken with 1" = 60 ma. A definite correla- 
tion was noted between high on resistance and high offset 
voltage. The six switches that exceeded 100 pv at +%"C 
are the same ones that had high values for Ron. 
0 
10 
Table 6. Percentage distribution of Yo, 
Data source and conditions 
IBM dato on 20 switches 
(run 173). 
Temp. = - 1 0 ° C  to 
+850C.  
Temp. +25"C. 
JPL dato, same lot as 
above. 
Temp. = +25"C. 
~~~ 
% of units with V, , ,  as indicated 
- < 5 o p v  
30 
65 
60 
l 0 O p v  2 0 0 p v  I 
25 1 30 
> 2 0 0  pv 
15 
0 
20 
\ 
Offset voltage in type 1 double-emitter transistors is 
generally less than 50 pv, owing to the higher beta 
values. Offset in switches with type 2 double-emitter 
transistors is csrnparabie with that of type 3. 
E. Breakdown Voltage, Emitter to Emitter, BV,, 
The BV,, parameter specifies the maximum voltage- 
handling capability of the photon-actuated switch. The 
0 
0 20 40 60 80 100 12 
DIODE CURRENT Id, ma 
Fig. 26. Rise time vs diode current (pulsed) for 10 
photon-actuated switches, type 2 
TEMPERATURE = +25"C 
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breakdown of both emitter junctions was measured at 
currents from 100 pa to 10 ma. At +25"C, breakdown in 
run 173, type 3 double-emitter transistors was 20 to 24 v 
at 100 pa and 15 to 19 v at 10 ma. A decrease of about 
a volt occurred at +85"C and an increase of less than 
a volt at -10°C. The breakdown voltage in type 2 
DETs from run 168 was slightly lower. There was vir- 
tually no change in the B V E E  of five type 2 photon- 
actuated switches during a 1000-hr, +85"C shelf life test. 
I I 
TEMPERATURE = +25OC 
F. Switching Times t d ,  t7, ts ,  and tf  
Switching time can be divided into four discernible 
parts: delay, rise, storage, and fall time. These param- 
eters were measured as shown in Table 3 and Fig. 18. 
The results are given in Figs. 26-29, which show the 
r 4  
2; 1 ------_ - - -:a z:c------ - --  -- -- - - -
TEMPERATURE = +25OC 
Id = 100 ma 
0 
2 
1 
z W 
I- 
w cn z 
0 
cn 
W 
K 
a 
Fig. 30. Dependence of response times on load 
for double-emitter transistors] 
iype 2 
MULTIPLE POINTS 
0 I I 
0 20 40 60 80 100 120 
DIODE CURRENTld,  ma 
Fig. 28. Storage time vs diode current (pulsed) for 10 
photon-actuated switches] type 2 
I 
I 
NUMBERS IN 
PARENTHESES DENOTE 
MULTIPLE POINTS 
8 
a In 
3. 
.? 
6 
4 
0 20 40 60 80 100 120 
DIODE CURRENT Id, ma 
Fig. 29. Fall time vs diode current (pulsed) for 10 
photon-actuated switches, type 2 
4 MULTIPLE POINTS 
TEMPERATURE, O C  
Fig. 31. Dependence of response times on temperature 
for double-emitter transistors] 
type 3 
1 3  
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variation of these parameters with diode current. The 
delay and rise times vary inversely with drive current, 
while storage time increases with drive. The fall time is 
relatively independent of drive, increasing only slightly, 
from 40 to 100 ma. 
The long fall times are typical of transistors turning 
off without benefit of reverse (negative) drive. Fall time 
is a direct function of load resistance, since R L  is the dis- 
charge path for the charge within the DET. The switch- 
ing times given above were measured with a 10-kilohm 
load resistor according ts thc procedure in Table 3. 
Dependence of switching time on R, and temperature 
is shown in Figs. 30 and 31, respectively. 
G. Error Band 
The purpose of this test was to show the combined 
effects of all errors between the input and output of the 
photon-actuated switch. This consisted primarily of 
the errors contributed by the offset voltage and the 071. 
resistance, and was specified to be no greater than * 1 % 
of full scale. A plot of IT,,, vs V,,,, does not give an ade- 
quate graphical presentation of the error band, because 
vi, OR VFSR 
Fig. 32. Effect of diode current (pulsed) on photon-actuated switch error 
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of the small amount of error in relation to input and 
output voltages. Plotting Vi, vs V,,,,, on log-log paper 
gives a much clearer picture of the test results, particu- 
larly at low input voltages. Figure 32 shows such a plot 
of the data from switch 168-9 at three diode currents. 
This switch is interesting because its offset voltage passes 
through zero at a drive current near 80 ma. 
curves are in areas A or C, the error is greater than 1% 
of full scale ( V P S R ) .  In B or D, the error is less than 1% of 
full scale. It can be seen from the graph that 10 mv is 
about the lowest full-scale range that could be used with 
this switch and retain the 1% accuracy. The position of 
the error curves change with temperature and load re- 
sistance also. The change with temperature was relatively 
small, the general shape of the curve remaining un- 
changed. As load resistance is increased, the portion of 
the error curve that is affected by the ratio of R ,  to R, 
changes as shown in Fig. 33, indicating that accuracies 
considerably greater than 1% can be obtained with 
higher load resistance. 
This graph can also be used to indicate when the 
switch error exceeds 1% of full scale by relabeling the 
ordinate (x-axis) VFsR and dividing the graph into four 
areas, A, B, C, and D, with dotted lines. When the error 
t o . l  v 
+ I O  mv 
& I  m y  
+0.1 mv 
+ I O  pv 
9 
I 
+I pv s Y 
0 
L 
1- 
-10 pv 
-0.1 mv 
- I  mt 
- I O  mk 
-0.1 v  
C / 
/ 
/ 
t I 0  mv t O . l  v  - 1ov  -I v -0.1 v  - i o n v  - i m v  +_O. Imv +I mr + 
Vi. OR V,csR 
Fig. 33. Effect of load resistance on photon-actuated switch error 
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Parameter 
Rol l  
R z  
Ra 
WEE 
V O *  
C?, 
tot, + f"1f 
t 
Value 
30 0 with 60-ma drive (75 mw) 
> lonn 
> 10" hl 
> 20 v at 100 pa  
100 p v  
< 6 pf < 20 p s  with RL = 10 k s2 
H. Feedthrough Capacitance C,, 
Although the dc off resistance of the photon-actuated 
switch is 100 megohms, its pulsed current impedance 
from emitter to emitter is somewhat less owing to the 
capacitance between emitters (see Fig. 3). This param- 
eter was not covered in the original specification; how- 
ever, a test was made (Table 3) to determine its value. In 
type 3 DETs from run 173, the value for feedthrough 
capacitance C,, was consistently 6.6 pf. In type 2 DETs 
from run 168, it varied from 6 to 24 pf with most values 
in the range of 6 to 10 pf. 
1. Isolation Capacifance Cde 
Isolation capacitance (Fig. 3), another parameter not 
covered by the specification, was measured as shown in 
Table 3. Its value was consistently 2.4 to 2.6 pf in types 2 
and 3 DETs. (The capacitance is determined by the spac- 
ing between diode and DET, which is about 5 mils, and 
the package capacitance.) 
J.  Diode Voltuge V ,  
Although the Vo parameter was not covered in the 
design specification, it is of interest for the purpose of 
designing drive circuitry. The diode voltages of 26 photon- 
actuated switch units were measured at various currents 
over the temperature range. These data have been dis- 
tilled into the graph of limit curves shown in Fig. 34. 
DIODE CURRENT I,, ma 
Fig. 34. Diode characteristics 
IV. DISCUSSION 
The high point of the photon-actuated switch develop- 
ment is represented by units made with DETs from runs 
168 (type 2) and 173 (type 3). It is clear from the test 
results, summarized in Table 7, that some of the specified 
design objectives were not met, even with these units. 
This is not a great disappointment, however, since the 
specified objectives were somewhat arbitrarily chosen. 
The offset voltage, for example, becomes a problem only 
when the switch is used for very low level switching. 
I t  is unlikely that the specified goals for R,,, and BV,, 
can be met in one device, since the design of the DET 
requires a compromise between these parameters. The 
values given for R,, and BV,, in Table 7 are usable for 
many multiplexing applications. 
16 
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The gradual increase in Ron with time indicates an 
instability that precludes the use of the photon-actuated 
switch in the near future. This instability is thought to 
stem mainly from the GaAs diode. One possible mode of 
degradation is surface leakage current. The fonvard-bias 
diode current can be divided into two parts, surface cur- 
rent and bulk current. The bulk current generates heat 
and light, the surface current heat only. If the surface 
current increases because of contamination of the junc- 
tion, a greater percentage of available current will be 
wasted on non-photon-generating effects. The use of a 
planar diode with a passivated surface should minimize 
this failure mode. 
It has been shown that there is a direct relationship 
between current density in the GaAs diode and deteriora- 
tion of photon output. A possible explanation is that 
greater current density causes increased heating, which 
tends to bring the bulk impurities to the surface. If this 
happens, the surface will be further contaminated, in- 
creasing the effect described above. 
Attempts to demonstrate the reproducibility of the re- 
sults obtained in DET runs 168 and 173 were unsuccess- 
ful. Poor epitaxial starting material and errors in diffusion 
were causes of failure in most of the runs. This does not 
mean the good results are not reproducible, but simply 
that further work is required. 
The TO-18 header used during the course of the con- 
tract is by no means optimum packaging. A flat package 
is preferable for future use. Moreover, a good heat sink 
will probably be required to optimize Ron. 
The epoxy coupling medium appears satisfactory, al- 
though glasses with higher indices of refraction would 
improve Ron or, conversely, lower drive power. 
V. CONCluDiNG EElttPlnRS 
Considerable progress was made in the development 
of a new type of multiplex switch that is entirely solid- 
state. It was demonstrated that useful parameters can be 
achieved in such a device. Certain problem areas were 
uncovered, which require further investigation. 
Work is being done by Texas Instruments, Inc., the 
General Electric Company, Westinghouse Electric Cor- 
poration, Hewlett-Packard, and others in the areas of 
photon emission from GaAs and detection in silicon de- 
vices, which shows promise of applicability to future 
spacecraft equipment. In addition to rnultiplcx switching, 
these techniques may be applied to interface isolation for 
the elimination of ground loops in large systems, isolated 
current probes or transducers, and amplifiers requiring 
extremely high common-mode rejection and/or input 
isolation. The unilateral properties of photon-coupling 
can be most useful in applications where isolation from 
load variations is necessary, in ultra-stable oscillators for 
example. Photon-coupled devices have unique properties 
that, when fully developed, will be very useful in future 
aerospace equipment. 
17 
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VI. RECOMMENDATIONS 
The fol!owing courses of action are recommended, in 
order of priority, in the event that further work is done 
on photon-coupled multiplex switches: 
3. Optimize the package for future equipment require- 
ments. The possibility of improved photon coupling 
through the use of reflective and focusing surfaces 
I
should be investigated. A thermal study is a pre- 
requisite to the packaging task. 1. Solve the degradation problem and demonstrate stable performance for a minimum of 10,000 hours. 
2. Demonstrate the reproducibility of useful param- 4. Investigate methods of obtaining better optical 
eters. matching between the diode and the detector. 
APPENDIX 
Multiplexer DC Analysis 
The basic multiplexer for sampling analog signals is 
shown in Fig. A-1. The switches are closed sequentially 
by some driving source. When implemented with an 
electromechanical device with metal-to-metal contacts, 
the switch-closed impedance is close to zero ohms and 
the switch-open impedance is infinity. Under these con- 
ditions, E,,,, equals E , ,  and the error is zero. However, 
when the multiplexer is implemented with solid-state 
(semiconductor) devices, a complex relationship exists 
between Ei ,  and E,,, , , .  
The schematic of a solid-state switch suitable for mul- 
tiplexing low-level signals is shown in Fig. A-2a. A single 
Fig. A-1. Basic multiplexer for sampling analog signals 
SIGNAL PATH 
5%' DRIVING SOURCE (b) SOURCF ( 0 )  1 1  
DRIVING 
SOURCE 
(b) '4 DRIVING SOURCF 
Fig. A-2. Solid-state switches suitable for multiplexing 
low-level signals 
transistor with two emitters (Fig. A-2b) may also be used. 
The driving source may activate the switch with elec- 
trons or photons. In either event the source is isolated 
E; 
P 
6 
L SOURCE I 
RI SWITCH ON RESISTANCE 
R2 SWITCH OFF RESISTANCE 
R3 SWITCH ISOLATION RESISTANCE 
V,, SWITCH OFFSET VOLTAGE 
Fig. A-3. DC equivalent circuit 
from the transistors by a high impedance. A theoretical 
model of the dc equivalent circuit is shown in Fig. A-3. 
The equivalent circuit of the solid-state multiplexer is 
given in Fig. A-4. The isolation resistance R ,  is omitted, 
since it is well over 1000 megohms and has an insignifi- 
cant effect. 
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Fig. A-4. Equivalent circuit for solid-state multiplexer 
Solving for E ,  by summing currents at the output mode, 
(A-2) 
RI, [Rz ( E ,  + Vm) + E N  Ri N ]  
RL Rz + R1 Rz + R, RL N Eo = 
The switch error in percent is 
( y o )  100 = (1 - $o)loo 
Substituting Eq. (A-2) for E,  gives 
The expression for output voltage is 
This expression expands into a very complex and un- 
wieldy formula because of the parallel effect of the 
All R, values can be assumed equal, since they are sim- 
ilar and are several orders of magnitude greater than 
R ,  or RL. Values for E ,  through EN are made equal and 
are assigned a wiirs:-cnse &ut., For exa;r.p!e, if E ,  i s  
maximum, EN is assigned a minimum value. Assigning R, 
a minimum worst-case value keeps the following expres- 
sions worst-case. The equivalent circuit ~f the muli ipkai  
then takes the form shown in Fig. A-5. 
I branch circuits. Some simplification is therefore necessary. 
Fig. A-5. Simplified equivalent circuit for the multiplexer 
A more useful expression is the percent error related 
to the full-scale range (FSR) of the multiplexer. The per- 
cent error of FSR is 
L 
If R; => > RL. > R , ,  E ,  >> V,,, and if N and EN are small, 
and the percent error of FSR is approximately equal to 
The error is maximum when E ,  = E F S R .  Therefore, the 
maximum percent error is approximately equal to 
[l - RL R L  + R1 1100 
regardless of full-scale range. 
(A-7) 
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